DATE A

229 papers

YearTitle / Authors
2002(Self-)reconfigurable Finite State Machines: Theory and Implementation.
Jürgen Teich, Markus Köster
20022002 Design, Automation and Test in Europe Conference and Exposition (DATE 2002), 4-8 March 2002, Paris, France
2002A Burst-Mode Oriented Back-End for the Balsa Synthesis System.
Tiberiu Chelcea, Steven M. Nowick, Andrew Bardsley, Doug A. Edwards
2002A Case Study for the Verification of Complex Timed Circuits: IPCMOS.
Marco A. Peña, Jordi Cortadella, Alexander B. Smirnov, Enric Pastor
2002A Code Transformation-Based Methodology for Improving I-Cache Performance of DSP Applications.
Nikolaos D. Liveris, Nikolaos D. Zervas, Dimitrios Soudris, Constantinos E. Goutis
2002A Compiler-Based Approach for Improving Intra-Iteration Data Reuse.
Mahmut T. Kandemir
2002A Complete Data Scheduler for Multi-Context Reconfigurable Architectures.
Marcos Sánchez-Élez, Milagros Fernández, Rafael Maestre, Román Hermida, Nader Bagherzadeh, Fadi J. Kurdahi
2002A Complete Phase-Locked Loop Power Consumption Model.
David Duarte, Narayanan Vijaykrishnan, Mary Jane Irwin
2002A Data Analysis Method for Software Performance Prediction.
Gianluca Bontempi, Wido Kruijtzer
2002A Direct Mapping System for Datapath Module and FSM Implementation into LUT-Based FPGAs .
Joerg Abke, Erich Barke
2002A Dynamic Voltage Scaling Algorithm for Dynamic-Priority Hard Real-Time Systems Using Slack Time Analysis.
Woonseok Kim, Jihong Kim, Sang Lyul Min
2002A Fitting Approach to Generate Symbolic Expressions for Linear and Nonlinear Analog Circuit Performance Characteristics.
Walter Daems, Georges G. E. Gielen, Willy M. C. Sansen
2002A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems.
Alex Doboli, Ranga Vemuri
2002A Heuristic for Test Scheduling at System Level.
Marie-Lise Flottes, Julien Pouget, Bruno Rouzeyre
2002A Hierarchical Test Scheme for System-On-Chip Designs.
Jin-Fu Li, Hsin-Jung Huang, Jeng-Bin Chen, Chih-Pin Su, Cheng-Wen Wu, Chuang Cheng, Shao-I Chen, Chi-Yi Hwang, Hsiao-Ping Lin
2002A Layered, Codesign Virtual Machine Approach to Modeling Computer Systems.
JoAnn M. Paul, Donald E. Thomas
2002A Linear-Centric Modeling Approach to Harmonic Balance Analysis.
Peng Li, Lawrence T. Pileggi
2002A Linear-Centric Simulation Framework for Parametric Fluctuations.
Emrah Acar, Sani R. Nassif, Lawrence T. Pileggi
2002A Mixed-Signal Design Reuse Methodology Based on Parametric Behavioural Models with Non-Ideal Effects.
Antonio J. Ginés, Eduardo J. Peralías, Adoración Rueda, Ralf Seepold, Natividad Martínez Madrid
2002A New ATPG Algorithm to Limit Test Set Size and Achieve Multiple Detections of All Faults.
Sooryong Lee, Brad Cobb, Jennifer Dworak, Michael R. Grimaila, M. Ray Mercer
2002A New Design Flow and Testability Measure for the Generation of a Structural Test and BIST for Analogue and Mixed-Signal Circuits.
Christoph Hoffmann
2002A New Formulation for SOC Floorplan Area Minimization Problem.
Chih-Hung Lee, Yu-Chung Lin, Wen-Yu Fu, Chung-Chiao Chang, Tsai-Ming Hsieh
2002A New Time Model for the Specification, Design, Validation and Synthesis of Embedded Real-Time Systems.
Ralf Münzenberger, Matthias Dörfel, Frank Slomka, Richard Hofmann
2002A Novel Methodology for the Concurrent Test of Partial and Dynamically Reconfigurable SRAM-Based FPGAs.
Manuel G. Gericota, Gustavo R. Alves, Miguel L. Silva, José M. Ferreira
2002A Parallel LCC Simulation System.
Klaus Hering
2002A Polynomial Time Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem.
Li-Da Huang, Xiaoping Tang, Hua Xiang, D. F. Wong, I-Min Liu
2002A Powerful System Design Methodology Combining OCAPI and Handel-C for Concept Engineering.
Klaus Buchenrieder, Andreas Pyttel, Alexander Sedlmeier
2002A SAT Solver Using Software and Reconfigurable Hardware.
Iouliia Skliarova, António de Brito Ferrari
2002A Signature Test Framework for Rapid Production Testing of RF Circuits.
Ramakrishna Voorakaranam, Sasikumar Cherubal, Abhijit Chatterjee
2002A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits.
Michael Pronath, Helmut E. Graeb, Kurt Antreich
2002A Two-Tier Distributed Electronic Design Framework.
Tom J. Kazmierski, Neil Clayton
2002A UML-Based Design Methodology for Real-Time and Embedded Systems.
Gjalt G. de Jong
2002A Video Compression Case Study on a Reconfigurable VLIW Architecture.
Davide Rizzo, Osvaldo Colavin
2002AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors.
Dmitry Ponomarev, Gurhan Kucuk, Kanad Ghose
2002Accurate Area and Delay Estimators for FPGAs.
Anshuman Nayak, Malay Haldar, Alok N. Choudhary, Prithviraj Banerjee
2002Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling.
Li Ding, Pinaki Mazumder
2002An Adaptive Dictionary Encoding Scheme for SOC Data Buses.
Tiehan Lv, Wayne H. Wolf, Jörg Henkel, Haris Lekatsas
2002An Approach to Model Checking for Nonlinear Analog Systems.
Walter Hartong, Lars Hedrich, Erich Barke
2002An EMC-Compliant Design Method of High-Density Integrated Circuits.
Jean-Luc Levant, Mohammed Ramdani
2002An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs.
Ashok Halambi, Aviral Shrivastava, Partha Biswas, Nikil D. Dutt, Alexandru Nicolau
2002An Efficient Test and Diagnosis Scheme for the Feedback Type of Analog Circuits with Minimal Added Circuits.
Jun-Weir Lin, Chung-Len Lee, Jwu E. Chen
2002An Encoding Technique for Low Power CMOS Implementations of Controllers.
Manuel Martínez, Maria J. Avedillo, José M. Quintana, H. Süß, Manfred Koegst
2002An Energy Estimation Method for Asynchronous Circuits with Application to an Asynchronous Microprocessor.
Paul I. Pénzes, Alain J. Martin
2002An Enhanced Q-Sequence Augmented with Empty-Room-Insertion and Parenthesis Trees.
Changwen Zhuang, Yoji Kajitani, Keishi Sakanushi, Liyan Jin
2002An Environment for Dynamic Component Composition for Efficient Co-Design .
Frederic Doucet, Sandeep K. Shukla, Rajesh K. Gupta, Masato Otsuka
2002An Evolutionary Approach to the Design of On-Chip Pseudorandom Test Pattern Generators.
Michele Favalli, Marcello Dalpasso
2002An Incremental Algorithm for Test Generation in Illinois Scan Architecture Based Designs.
Amit R. Pandey, Janak H. Patel
2002An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW Cores.
Andrea Bona, Mariagiovanna Sami, Donatella Sciuto, Vittorio Zaccaria, Cristina Silvano, Roberto Zafalon
2002An Interconnect-Aware Methodology for Analog and Mixed Signal Design, Based on High Bandwidth (Over 40 Ghz) On-Chip Transmission Line Approach .
David Goren, Michael Zelikson, Tiberiu C. Galambos, Rachel Gordin, Betty Livshitz, Alon Amir, Anatoly Sherman, Israel A. Wagner
2002An Interval-Based Diagnosis Scheme for Identifying Failing Vectors in a Scan-BIST Environment.
Chunsheng Liu, Krishnendu Chakrabarty, Michael Gössel
2002An Optimal Algorithm for the Automatic Generation of March Tests.
Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto
2002Analog Circuit Sizing Using Adaptive Worst-Case Parameter Sets.
Robert Schwencker, Frank Schenkel, Michael Pronath, Helmut E. Graeb
2002Analog IP Testing: Diagnosis and Optimization.
Carlo Guardiani, Patrick McNamara, Lidia Daldoss, Sharad Saxena, Stefano Zanella, Wei Xiang, Suli Liu
2002Analysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model .
Murat R. Becer, Vladimir Zolotov, David T. Blaauw, Rajendran Panda, Ibrahim N. Hajj
2002Analysis of Nonlinearities in RF Front-End Architectures Using a Modified Volterra Series Approach .
Michaël Goffioul, Piet Wambacq, Gerd Vandersteen, Stéphane Donnay
2002Arbitrary Convex and Concave Rectilinear Module Packing Using TCG.
Jai-Ming Lin, Hsin-Lung Chen, Yao-Wen Chang
2002Assigning Program and Data Objects to Scratchpad for Energy Reduction.
Stefan Steinke, Lars Wehmeyer, Bo-Sik Lee, Peter Marwedel
2002Automated Concurrency Re-Assignment in High Level System Models for Efficient System-Level Simulation.
Nick Savoiu, Sandeep K. Shukla, Rajesh K. Gupta
2002Automated Modeling of Custom Digital Circuits for Test.
Soumitra Bose
2002Automated Optimal Design of Switched-Capacitor Filters.
Arash Hassibi, Maria del Mar Hershenson
2002Automatic Evaluation of the Accuracy of Fixed-Point Algorithms.
Daniel Ménard, Olivier Sentieys
2002Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio.
Mohamed Dessouky, DiaaEldin Sayed
2002Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design.
Sungjoo Yoo, Gabriela Nicolescu, Lovic Gauthier, Ahmed Amine Jerraya
2002Automatic Modifications of High Level VHDL Descriptions for Fault Detection or Tolerance.
Régis Leveugle
2002Automatic Topology-Based Identification of Instruction-Set Extensions for Embedded Processors.
Laura Pozzi, Miljan Vuletic, Paolo Ienne
2002Automatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units.
Prabhat Mishra, Nikil D. Dutt, Alexandru Nicolau, Hiroyuki Tomiyama
2002Behavioural Modelling of Operational Amplifier Faults Using VHDL-AMS.
Peter R. Wilson, J. Neil Ross, Mark Zwolinski, Andrew D. Brown, Yavuz Kiliç
2002BerkMin: A Fast and Robust Sat-Solver.
Evguenii I. Goldberg, Yakov Novikov
2002Beyond UML to an End-of-Line Functional Test Engine.
Andrea Baldini, Alfredo Benso, Paolo Prinetto, Sergio Mo, Andrea Taddei
2002Bio-Inspired Analog VLSI Design Realizes Programmable Complex Spatio-Temporal Dynamics on a Single Chip.
Ricardo Carmona-Galán, Francisco Jiménez-Garrido, Rafael Domínguez-Castro, Servando Espejo-Meana, Ángel Rodríguez-Vázquez
2002Built-In Dynamic Current Sensor for Hard-to-Detect Faults in Mixed-Signal Ics.
Yolanda Lechuga, Román Mozuelos, Mar Martínez, Salvador Bracho
2002CHESMIN: A Heuristic for State Reduction in Incompletely Specified Finite State Machines.
Sezer Gören, F. Joel Ferguson
2002Closed-Form Crosstalk Noise Metrics for Physical Design Applications.
Lauren Hui Chen, Malgorzata Marek-Sadowska
2002Communication Mechanisms for Parallel DSP Systems on a Chip.
Joseph Williams, Nevin Heintze, Bryan D. Ackland
2002Compact Macromodel for Lossy Coupled Transmission Lines.
Roni Khazaka, Michel S. Nakhla
2002Comparative Analysis and Application of Data Repository Infrastructure for Collaboration-Enabled Distributed Design Environments.
Leandro Soares Indrusiak, Manfred Glesner, Ricardo Augusto da Luz Reis
2002Competitive Analysis of Dynamic Power Management Strategies for Systems with Multiple Power Savings States.
Sandy Irani, Rajesh K. Gupta, Sandeep K. Shukla
2002Composition Trees in Finding Best Variable Orderings for ROBDDs.
Elena Dubrova
2002Concurrent and Selective Logic Extraction with Timing Consideration.
Peyman Rezvani, Massoud Pedram
2002Congestion Estimation with Buffer Planning in Floorplan Design.
Wai-Chiu Wong, Chiu-Wing Sham, Evangeline F. Y. Young
2002Congestion-Aware Logic Synthesis.
Davide Pandini, Lawrence T. Pileggi, Andrzej J. Strojwas
2002Constructing Symbolic Models for the Input/Output Behavior of Periodically Time-Varying Systems Using Harmonic Transfer Matrices.
Piet Vanassche, Georges G. E. Gielen, Willy M. C. Sansen
2002Control Circuit Templates for Asynchronous Bundled-Data Pipelines.
Sunan Tugsinavisut, Peter A. Beerel
2002Critical Comparison among Some Analog Fault Diagnosis Procedures Based on Symbolic Techniques.
Antonio Luchetta, Stefano Manetti, Maria Cristina Piccirilli
2002Crosstalk Alleviation for Dynamic PLAs.
Tzyy-Kuen Tien, Tong-Kai Tsai, Shih-Chieh Chang
2002DAISY-CT: A High-Level Simulation Tool for Continuous-Time Delta Sigma Modulators.
Kenneth Francken, Martin Vogels, Ewout Martens, Georges G. E. Gielen
2002Data Reuse Exploration Techniques for Loop-Dominated Application.
Tanja Van Achteren, Geert Deconinck, Francky Catthoor, Rudy Lauwereins
2002Design Automation for Deepsubmicron: Present and Future.
Ralph H. J. M. Otten, Raul Camposano, Patrick Groeneveld
2002Design Technology for Networked Reconfigurable FPGA Platforms.
Steve Guccione, Diederik Verkest, Ivo Bolsens
2002Detecting State Coding Conflicts in STGs Using Integer Programming.
Victor Khomenko, Maciej Koutny, Alexandre Yakovlev
2002Directed-Binary Search in Logic BIST Diagnostics.
Rohit Kapur, Thomas W. Williams, M. Ray Mercer
2002Dual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constrain.
Seong-Ook Jung, Ki-Wook Kim, Sung-Mo Kang
2002Dynamic Runtime Re-Scheduling Allowing Multiple Implementations of a Task for Platform-Based Designs.
Tin-Man Lee, Wayne H. Wolf, Jörg Henkel
2002Dynamic Scheduling and Clustering in Symbolic Image Computation.
Gianpiero Cabodi, Paolo Camurati, Stefano Quer
2002Dynamic VTH Scaling Scheme for Active Leakage Power Reduction.
Chris H. Kim, Kaushik Roy
2002E-Design Based on the Reuse Paradigm.
L. Ghanmi, A. Ghrab, M. Hamdoun, B. Missaoui, K. Skiba, Gabriele Saucier
2002EAC: A Compiler Framework for High-Level Energy Estimation and Optimization.
Ismail Kadayif, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Anand Sivasubramaniam
2002EDA Tools for RF: Myth or Reality?
2002EZ Encoding: A Class of Irredundant Low Power Codes for Data Address and Multiplexed Address Buses.
Yazdan Aghaghiri, Massoud Pedram, Farzan Fallah
2002Effective Software Self-Test Methodology for Processor Cores.
Nektarios Kranitis, Antonis M. Paschalis, Dimitris Gizopoulos, Yervant Zorian
2002Efficient Model Reduction of Linear Time-Varying Systems via Compressed Transient System Function.
Emad Gad, Michel S. Nakhla
2002Efficient On-Line Testing Method for a Floating-Point Iterative Array Divider.
Alexander V. Drozd, M. V. Lobachev, Julia V. Drozd
2002Efficient Wrapper/TAM Co-Optimization for Large SOCs.
Vikram Iyengar, Krishnendu Chakrabarty, Erik Jan Marinissen
2002Efficient and Effective Redundancy Removal for Million-Gate Circuits.
Michel R. C. M. Berkelaar, Koen van Eijk
2002Embedded Diagnosis IP.
Stephen Pateras
2002Embedded Robustness Ips.
Eric Dupont, Michael Nicolaidis, Peter Rohr
2002Embedded System Design Based On Webservices.
Achim Rettberg, Wolfgang Thronicke
2002Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems.
Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles
2002Error Simulation Based on the SystemC Design Description Language.
Francesco Bruschi, Michele Chiamenti, Fabrizio Ferrandi, Donatella Sciuto
2002Estimation of Power Consumption in Encoded Data Buses.
Alberto García Ortiz, Lukusa D. Kabulepa, Manfred Glesner
2002European CAD from the 60's to the New Millenium.
Joseph Borel
2002Event Model Interfaces for Heterogeneous System Analysis.
Kai Richter, Rolf Ernst
2002Exact Grading of Multiple Path Delay Faults.
Saravanan Padmanaban, Spyros Tragoudas
2002Exploiting Idle Cycles for Algorithm Level Re-Computing.
Kaijie Wu, Ramesh Karri
2002Extending Synchronous Languages for Generating Abstract Real-Time Models.
George Logothetis, Klaus Schneider
2002FACTOR: A Hierarchical Methodology for Functional Test Generation and Testability Analysis.
Vivekananda M. Vedula, Jacob A. Abraham
2002FPGA Placement by Thermodynamic Combinatorial Optimization.
Juan de Vicente, Juan Lanchares, Román Hermida
2002False Path Elimination in Quasi-Static Scheduling.
G. Arrigoni, L. Duchini, Claudio Passerone, Luciano Lavagno, Yosinori Watanabe
2002Fast Method to Include Parasitic Coupling in Circuit Simulations.
B. L. A. Van Thielen, Guy A. E. Vandenbosch
2002Fault Detection and Diagnosis Using Wavelet Based Transient Current Analysis.
Swarup Bhunia, Kaushik Roy
2002Fault Isolation Using Tests for Non-Isolated Blocks.
Irith Pomeranz, Yervant Zorian
2002Finding a Common Fault Response for Diagnosis during Silicon Debug.
Irith Pomeranz, Janusz Rajski, Sudhakar M. Reddy
2002FlexBench: Reuse of Verification IP to Increase Productivity.
Bernd Stöhr, Michael Simmons, Joachim Geishauser
2002Flip-Flop and Repeater Insertion for Early Interconnect Planning.
Ruibing Lu, Guoan Zhong, Cheng-Kok Koh, Kai-Yuan Chao
2002Formal Verification Techniques: Industrial Status and Perspectives.
Joel Blasquez, Marten van Hulst, Andrea Fedeli, Jean-Luc Lambert, Dominique Borrione, Coby Hanoch, Pierre Bricaud
2002Formal Verification of the Pentium ® 4 Floating-Point Multiplier.
Roope Kaivola, Naren Narasimhan
2002Formulation of Low-Order Dominant Poles for Y-Matrix of Interconnects.
Qinwei Xu, Pinaki Mazumder
2002Formulation of SOC Test Scheduling as a Network Transportation Problem.
Sandeep Koranne, Vishal Suhas Choudhary
2002From System Specification To Layout: Seamless Top-Down Design Methods for Analog and Mixed-Signal Applications.
Ralf Sommer, Irmtraud Rugen-Herzig, Eckhard Hennig, Umberto Gatti, Piero Malcovati, Franco Maloberti, Karsten Einwich, Christoph Clauß, Peter Schwarz, G. Noessing
2002Functional Verification for SystemC Descriptions Using Constraint Solving.
Fabrizio Ferrandi, Michele Rendine, Donatella Sciuto
2002Gate Level Fault Diagnosis in Scan-Based BIST.
Ismet Bayraktaroglu, Alex Orailoglu
2002Generalized Early Evaluation in Self-Timed Circuits.
Mitchell A. Thornton, Kenneth Fazel, Robert B. Reese, Cherrice Traver
2002Global Optimization Applied to the Oscillator Problem.
S. Lampe, S. Laur
2002Global Responsibilities in SOC Design.
Taylor Scanlon
2002Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors.
Luca Benini, Davide Bruni, Alberto Macii, Enrico Macii
2002Hardware/Software Trade-Offs for Advanced 3G Channel Coding.
Heiko Michel, Alexander Worm, Norbert Wehn, Michael Münch
2002Hierarchical Current Density Verification for Electromigration Analysis in Arbitrary Shaped Metallization Patterns of Analog Circuits.
Goeran Jerke, Jens Lienig
2002Hierarchical Simulation of Substrate Coupling in Mixed-Signal ICs Considering the Power Supply Network.
Thomas Brandtner, Robert Weigel
2002High-Frequency Nonlinear Amplifier Model for the Efficient Evaluation of Inband Distortion Under Nonlinear Load-Pull Conditions.
Gerd Vandersteen, Piet Wambacq, Stéphane Donnay, Frans Verbeyst
2002High-Level Modeling and Design of Asynchronous Arbiters for On-Chip Communication Systems.
Jean-Baptiste Rigaud, Laurent Fesquet, Marc Renaudin, Jerome Quartana
2002High-Speed Non-Linear Asynchronous Pipelines.
Recep O. Ozdag, Peter A. Beerel, Montek Singh, Steven M. Nowick
2002Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications.
Gilles Sassatelli, Lionel Torres, Pascal Benoit, Thierry Gil, Camille Diou, Gaston Cambon, Jérôme Galy
2002How to Choose Semiconductor IP: Embedded Software.
Grant Martin
2002How to Choose Semiconductor IP? - Embedded Processor.
Ian Phillips
2002I
Suriya Ashok Kumar, Rafic Z. Makki, David M. Binkley
2002IP Day: How to Choose Semiconductor IP?
Pierre Bricaud
2002IP for Embedded Robustness.
Michael Nicolaidis
2002IP is All About Implementation and Customer Satisfaction.
Vernon P. Essi Jr.
2002Improved Constraints for Multiprocessor System Scheduling.
Martin Grajcar, Werner Grass
2002Improved Technology Mapping for PAL-Based Devices Using a New Approach to Multi-Output Boolean Functions.
Dariusz Kania
2002Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression.
Paul Theo Gonciari, Bashir M. Al-Hashimi, Nicola Nicolici
2002Improving Placement under the Constant Delay Model.
Kolja Sulimma, Wolfgang Kunz, Ingmar Neumann, Lukas P. P. P. van Ginneken
2002Incremental Diagnosis and Correction of Multiple Faults and Errors.
Andreas G. Veneris, Jiang Brandon Liu, Mandana Amiri, Magdy S. Abadir
2002Internet-Based Collaborative Test Generation with MOSCITO.
André Schneider, Karl-Heinz Diener, Eero Ivask, Jaan Raik, Raimund Ubar, P. Miklos, T. Cibáková, Elena Gramatová
2002Layout Driven Decomposition with Congestion Consideration.
Thomas Kutzschebauch, Leon Stok
2002Library Compatible Ceff for Gate-Level Timing.
Bernard N. Sheehan
2002Low Power Embedded Software Optimization Using Symbolic Algebra.
Armita Peymandoust, Tajana Simunic, Giovanni De Micheli
2002Low Power Error Resilient Encoding for On-Chip Data Buses.
Davide Bertozzi, Luca Benini, Giovanni De Micheli
2002MEDEA+ and ITRS Roadmaps.
Joseph Borel, Gérard Matheron, Ahmed Amine Jerraya, S. Resve, M. Rogers, Wolfgang Rosenstiel, Irmtraud Rugen-Herzig, F. Theewen
2002Macromodeling of Digital I/O Ports for System EMC Assessment .
Igor S. Stievano, Flavio G. Canavero, Ivan A. Maio, Z. Chen, Wiren Dale Becker, George A. Katopis
2002Make Your SoC Design a Winner: Select the Right Memory IP.
Vincent Ratford
2002Managing Power Consumption in Networks on Chip.
Tajana Simunic, Stephen P. Boyd
2002Mappability Estimation of Architecture and Algorithm.
Juha-Pekka Soininen, Jari Kreku, Yang Qu
2002Maximizing Conditonal Reuse by Pre-Synthesis Transformations.
Olga Peñalba, José M. Mendías, Román Hermida
2002Maximizing Impossibilities for Untestable Fault Identification.
Michael S. Hsiao
2002Maze Routing with Buffer Insertion under Transition Time Constraints.
Li-Da Huang, Minghorng Lai, D. F. Wong, Youxin Gao
2002Memory System Connectivity Exploration.
Peter Grun, Nikil D. Dutt, Alexandru Nicolau
2002Minimal Test for Coupling Faults in Word-Oriented Memories.
Ad J. van de Goor, Magdy S. Abadir, Alan Carlin
2002Minimum Energy Fixed-Priority Scheduling for Variable Voltage Processor.
Gang Quan, Xiaobo Hu
2002Model Reduction in the Time-Domain Using Laguerre Polynomials and Krylov Methods.
Yiran Chen, Venkataramanan Balakrishnan, Cheng-Kok Koh, Kaushik Roy
2002Modeling Techniques and Tests for Partial Faults in Memory Devices.
Zaid Al-Ars, Ad J. van de Goor
2002Multiple-Precision Circuits Allocation Independent of Data-Objects Length.
María C. Molina, José M. Mendías, Román Hermida
2002Networks on Chip: A New Paradigm for Systems on Chip Design.
Giovanni De Micheli, Luca Benini
2002Networks on Silicon: Combining Best-Effort and Guaranteed Services.
Kees Goossens, Paul Wielage, Ad M. G. Peeters, Jef L. van Meerbergen
2002New Techniques for Speeding-Up Fault-Injection Campaigns.
Luis Berrojo, Isabel González, Fulvio Corno, Matteo Sonza Reorda, Giovanni Squillero, Luis Entrena, Celia López
2002Non-Rectangular Shaping and Sizing of Soft Modules in Floorplan Design.
Chris C. N. Chu, Evangeline F. Y. Young
2002On Nanoscale Integration and Gigascale Complexity in the Post.Com World.
Hugo De Man
2002On the Use of an Oscillation-Based Test Methodology for CMOS Micro-Electro-Mechanical Systems.
Vincent Beroulle, Yves Bertrand, Laurent Latorre, Pascal Nouet
2002On-Chip Inductance Models: 3D or Not 3D?
Tao Lin, Michael W. Beattie, Lawrence T. Pileggi
2002Optimal Transistor Tapering for High-Speed CMOS Circuits.
Li Ding, Pinaki Mazumder
2002Optimization Techniques for Design of General and Feedback Linear Analog Amplifier with Symbolic Analysis.
Tran chi Hieu
2002Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits.
Ralf Popp, Joerg Oehmen, Lars Hedrich, Erich Barke
2002Passive Constrained Rational Approximation Algorithm Using Nevanlinna-Pick Interpolation.
Carlos P. Coelho, Luís Miguel Silveira, Joel R. Phillips
2002Performance-Area Trade-Off of Address Generators for Address Decoder-Decoupled Memory.
Sambuddhi Hettiaratchi, Peter Y. K. Cheung, Thomas J. W. Clarke
2002Power Crisis in SoC Design: Strategies for Constructing Low-Power, High-Performance SoC Designs.
K. Brock, C. Edwards, R. Lannoo, Ulf Schlichtmann, Antun Domic, Jacques Benkoski, David Overhauser, M. Kliment
2002Power Efficient Embedded Processor Ip's through Application-Specific Tag Compression in Data Caches.
Peter Petrov, Alex Orailoglu
2002Power Savings in Embedded Processors through Decode Filer Cache.
Weiyu Tang, Rajesh K. Gupta, Alexandru Nicolau
2002Power-Efficient Trace Caches.
Jie S. Hu, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
2002Power-Manageable Scheduling Technique for Control Dominated High-Level Synthesis.
Chunhong Chen, Majid Sarrafzadeh
2002Practical Instruction Set Design and Compiler Retargetability Using Static Resource Models.
Qin Zhao, Bart Mesman, Twan Basten
2002Problems Due to Open Faults in the Interconnections of Self-Checking Data-Paths.
Michele Favalli, Cecilia Metra
2002Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints.
Ana Azevedo, Ilya Issenin, Radu Cornea, Rajesh Gupta, Nikil D. Dutt, Alexander V. Veidenbaum, Alexandru Nicolau
2002Reconfigurable SoC - What Will it Look Like?
J. Bryan Lewis, Ivo Bolsens, Rudy Lauwereins, Chris Wheddon, Bhusan Gupta, Yankin Tanurhan
2002Reducing Cache Access Energy in Array-Intensive Application.
Mahmut T. Kandemir, Ibrahim Kolcu
2002Reducing Test Application Time Through Test Data Mutation Encoding.
Sherief Reda, Alex Orailoglu
2002Search-Based SAT Using Zero-Suppressed BDDs.
Fadi A. Aloul, Maher N. Mneimneh, Karem A. Sakallah
2002Self-Checking Scheme for the On-Line Testing of Power Supply Noise.
Cecilia Metra, Luca Schiano, Bruno Riccò, Michele Favalli
2002Simple and Efficient Approach for Shunt Admittance Parameters Calculations of VLSI On-Chip Interconnects on Semiconducting Substrate.
Hasan Ymeri, Bart Nauwelaers, Karen Maex, David De Roest, Michele Stucchi, Servaas Vandenberghe
2002Single-Track Asynchronous Pipeline Templates Using 1-of-N Encoding.
Marcos Ferretti, Peter A. Beerel
2002Sizing Power/Ground Meshes for Clocking and Computing Circuit Components.
Arindam Mukherjee, Kai Wang, Lauren Hui Chen, Malgorzata Marek-Sadowska
2002Speeding up SAT for EDA.
Slawomir Pilarski, Gracia Hu
2002Statistical Timing Driven Partitioning for VLSI Circuits.
Cristinel Ababei, Kia Bazargan
2002Steady State Calculation of Oscillators Using Continuation Methods.
Hans Georg Brachtendorf, Siegmar Lampe, Rainer Laur, Robert C. Melville, Peter Feldmann
2002Substrate Parasitic Extraction for RF Integrated Circuits.
Andreia Cathelin, Daniel Saias, Didier Belot, Youri Leclercq, François J. R. Clément
2002System Design for Flexibility.
Christian Haubelt, Jürgen Teich, Kai Richter, Rolf Ernst
2002Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter.
Jan Vandenbussche, Erik Lauwers, Koen Uyttenhove, Michiel Steyaert, Georges G. E. Gielen
2002Systematic Power-Performance Trade-Off in MPEG-4 by Means of Selective Function Inlining Steered by Address Optimization Opportunities.
Martin Palkovic, Miguel Miranda, Francky Catthoor
2002Taylor Expansion Diagrams: A Compact, Canonical Representation with Applications to Symbolic Verification.
Maciej J. Ciesielski, Priyank Kalla, Zhihong Zeng, Bruno Rouzeyre
2002Techniques to Evolve a C++ Based System Design Language.
Robert Pasko, Serge Vernalde, Patrick Schaumont
2002Test Enrichment for Path Delay Faults Using Multiple Sets of Target Faults.
Irith Pomeranz, Sudhakar M. Reddy
2002Test Planning and Design Space Exploration in a Core-Based Environment.
Érika F. Cota, Luigi Carro, Marcelo Lubaszewski, Alex Orailoglu
2002Test Resource Partitioning and Reduced Pin-Count Testing Based on Test Data Compression.
Anshuman Chandra, Krishnendu Chakrabarty
2002Test Structure for IC(VBE) Parameter Determination of Low Voltage Applications.
Wenceslas Rahajandraibe, Christian Dufaza, Daniel Auvergne, Bruno Cialdella, Bernard Majoux, Vivek Chowdhury
2002The Fraunhofer Knowledge Network (FKN) for Training in Critical Design Disciplines.
Anton Sauer, Günter Elst, Ludger Krahn, Werner John
2002The Modelling of Embedded Systems Using HASoC.
M. D. Edwards, P. N. Green
2002The Real-Time UML Standard: Definition and Application.
Bran Selic
2002The Selective Pull-Up (SP) Noise Immunity Scheme for Dynamic Circuits.
Mircea R. Stan, Avishek Panigrahi
2002The Use of Runtime Configuration Capabilities for Networked Embedded Systems.
Carsten Nitsch, Udo Kebschull
2002Top-Down System Level Design Methodology Using SpecC, VCC and SystemC.
Lukai Cai, Daniel Gajski, Paul Kritzinger, Mike Olivarez
2002Towards a Kernel Language for Heterogeneous Computing.
Dag Björklund, Johan Lilius
2002Transforming Arbitrary Structures into Topologically Equivalent Slicing Structures.
Olivier Peyran, Wenjun Zhuang
2002UML for Embedded Systems Specification and Design: Motivation and Overview.
Grant Martin
2002Using Problem Symmetry in Search Based Satisfiability Algorithms.
Evguenii I. Goldberg, Mukul R. Prasad, Robert K. Brayton
2002Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer.
Miroslav N. Velev
2002Verifying Clock Schedules in the Presence of Cross Talk.
Soha Hassoun, Eduardo H. Calvillo Gámez, Christopher Cromer
2002Visualization of Partial Order Models in VLSI Design Flow.
Alexandre V. Bystrov, Maciej Koutny, Alexandre Yakovlev
2002Who Owns the Platform?
Vassilios Gerousis, Oz Levia, Pierre G. Paulin, Mark Pinto, Chris Rowen, Gabriele Saucier
2002Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses.
Hui Zheng, Lawrence T. Pileggi, Michael W. Beattie, Byron Krauter
2002Wire Placement for Crosstalk Energy Minimization in Address Buses.
Luca Macchiarulo, Enrico Macii, Massimo Poncino