S. Gurunarayanan

26 papers A 2Misc 4Journal 13Unranked 7
YearRankTypeTitle / Venue / Authors
2025 J jnl
Design of Approximate Adder With Reconfigurable Accuracy.
IEEE Access
Aalelai Vendhan, Syed Ershad Ahmed, S. Gurunarayanan
2025 J jnl
Fault-Tolerant Approximate Circuits for Energy Autonomous Edge Computing Systems.
IEEE Access
Shubham Garg, Kanika Monga, Nitin Chaturvedi, S. Gurunarayanan
2025 J jnl
Tunable Energy-Efficient Approximate Circuits for Self-Powered AI and Autonomous Edge Computing Systems.
IEEE Access
Shubham Garg, Kanika Monga, Nitin Chaturvedi, S. Gurunarayanan
2024 J jnl
Energy Efficient Ternary Multi-trit Multiplier Design Using Novel Adders.
Circuits Syst. Signal Process.
Aalelai Vendhan, Syed Ershad Ahmed, S. Gurunarayanan
2022 — conf
Design of a Programmable Delay Line with On-Chip Calibration to Achieve Immunity Against Process Variations.
VDAT
Kanika Monga, Eesha Karnawat, Nitin Chaturvedi, S. Gurunarayanan
2021 J jnl
Design of an MTJ/CMOS-Based Asynchronous System for Ultra-Low Power Energy Autonomous Applications.
J. Circuits Syst. Comput.
Kanika Monga, Kunal Harbhajanka, Arush Srivastava, Nitin Chaturvedi, S. Gurunarayanan
2020 J jnl
An optimal delay aware task assignment scheme for wireless SDN networked edge cloudlets.
Future Gener. Comput. Syst.
G. Sai Sesha Chalapathi, Vinay Chamola, Chen-Khong Tham, S. Gurunarayanan, Nirwan Ansari
2020 — conf
Twin-Coupled Sense Amplifier to improve margin in 1T-1MTJ based MRAM array.
VDAT
Kanika Monga, Lakshaya Maheshwari, Nitin Chaturvedi, S. Gurunarayanan
2019 J jnl
A low power high speed MTJ based non-volatile SRAM cell for energy harvesting based IoT applications.
Integr.
Kanika, R. Sankara Prasad, Nitin Chaturvedi, S. Gurunarayanan
2019 J jnl
A testbed validated simple time synchronization protocol for clustered wireless sensor networks for IoT.
J. Intell. Fuzzy Syst.
G. Sai Sesha Chalapathi, Vinay Chamola, S. Gurunarayanan
2019 J jnl
Integrated Cooperative Synchronization for Wireless Sensor Networks.
IEEE Wirel. Commun. Lett.
G. Sai Sesha Chalapathi, Bernhard Etzlinger, S. Gurunarayanan, Andreas Springer
2017 J jnl
Register allocation for fine grain threads on multicore processor.
J. King Saud Univ. Comput. Inf. Sci.
D. C. Kiran, S. Gurunarayanan, Janardan Prasad Misra, Munish Bhatia
2015 Misc conf
An FPGA-Based Architecture for Local Similarity Measure for Image/Video Processing Applications.
VLSID
Jai Gopal Pandey, Arindam Karmakar, Chandra Shekhar, S. Gurunarayanan
2015 J jnl
An adaptive migration-replication scheme (AMR) for shared cache in chip multiprocessors.
J. Supercomput.
Nitin Chaturvedi, Arun Subramaniyan, S. Gurunarayanan
2015 J jnl
An efficient adaptive block pinning for multicore architectures.
Microprocess. Microsystems
Nitin Chaturvedi, S. Gurunarayanan
2015 — conf
An embedded framework for accurate object localization using center of gravity measure with mean shift procedure.
VDAT
Jai Gopal Pandey, Arindam Karmakar, Chandra Shekhar, S. Gurunarayanan
2015 J jnl
Global Scheduling Heuristics for Multicore Architecture.
Sci. Program.
D. C. Kiran, S. Gurunarayanan, Janardan Prasad Misra, Abhijeet Nawal
2014 Misc conf
A Novel Architecture for FPGA Implementation of Otsu's Global Automatic Image Thresholding Algorithm.
VLSID
Jai Gopal Pandey, Arindam Karmakar, Chandra Shekhar, S. Gurunarayanan
2014 — conf
Architectures and algorithms for image and video processing using FPGA-based platform.
VDAT
Jai Gopal Pandey, Arindam Karmakar, S. Gurunarayanan
2013 — conf
Fine grain thread scheduling on multicore processors: cores with multiple functional units.
COMPUTE
Munish Bhatia, D. C. Kiran, Janardan Prasad Misra, S. Gurunarayanan
2012 — conf
An efficient method to compute static single assignment form for multicore architecture.
RAIT
D. C. Kiran, S. Gurunarayanan, Janardan Prasad Misra, Faizan Khaliq
2008 Misc conf
Evaluation of priority based real time scheduling algorithms: choices and tradeoffs.
SAC
Biju K. Raveendran, Sundar Balasubramaniam, S. Gurunarayanan
2007 A conf
An Energy Efficient Selective Placement Scheme for Set-Associative Data Cache in Embedded System.
ESA
Biju K. Raveendran, T. S. B. Sudarshan, Avinash Patil, Komal B. Randive, S. Gurunarayanan
2007 A conf
EFFS: Efficient Flash File System for Wireless Sensor Nodes.
ESA
Biju K. Raveendran, Janardan Prasad Misra, Karan Bhatnagar, S. Gurunarayanan
2006 — conf
A Context-Switch Reduction Heuristic for Power-Aware Off-Line Scheduling.
Asia-Pacific Computer Systems Architecture Conference
Biju K. Raveendran, Sundar Balasubramaniam, K. Durga Prasad, S. Gurunarayanan
2006 Misc conf
Variants of Priority Scheduling Algorithms for Reducing Context-Switches in Real-Time Systems.
ICDCN
Biju K. Raveendran, K. Durga Prasad, Sundar Balasubramaniam, S. Gurunarayanan